We demonstrate a novel simplified CMOS integration process utilizing a single metal gate electrode and a differential spacer scheme. Workfunction modulation by use of an oxide spacer contiguous to the pFET in combination with a capping layer was shown to achieve near band-edge Vth in a gate first scheme. Low temperature deposited oxide spacers have a high O-H content which when released into the gate stack, passivates the O vacancies in the HfO 2 thereby lowering pFET Vt. Circuit functionalities (SRAM) and Vth integrity up to five metal levels are demonstrated showing that near band-edge CMOS circuits can be obtained.
Introduction
High-k metal gate technology has been attracting a great deal of attention since the scaling of SiON gate dielectrics could not meet strict requirements for high performance applications. Considerable research efforts have been made in screening for appropriate high-k & metal gate materials and in understanding defect generation during thermal processing and its roles in the Vth instability in highk materials [1 and 6] . To try and overcome these effects many highk metal gate CMOS integration scheme have been proposed [2 and 3] . In general, there are two different integration schemes that are 'gate first' and 'gate last' [2] . However, 'gate last' approach requires radical changes in process complexity and could cause the problem of channel length scaling below 22nm regime. On the other hand, 'gate first' approaches are challenged by high thermal budget constraints but enable the use of conventional CMOS process flow and have demonstrated the ability to scale channel lengths more aggressively [4] .
In this work, we propose the use of a gate first metal gate integration scheme that takes advantage of Oxygen vacancies in HfO 2 dielectrics [1] . It is well known that O vacancies in HfO 2 cause Fermi-level pinning, leading to high Vth of Hf based high-k pFET . Our unique differential spacer scheme provides Vth modulation by Oxygen (or O-H) supply from pFET oxide spacer while NFET is well protected by SiN spacer. This novel integration scheme has been validated with the demonstration of CMOS circuits (SRAM). Fig.1 shows the schematic cross section of the device used in this study. CMOS circuits were achieved using differential spacers. Low NFET Vth was achieved as shown in earlier report [3 and 5] with Si 3 N 4 spacer protection, while low pFET was achieved with SiO 2 spacer, helping Oxygen supply to pFET. It is well accepted that high Vth of pFET is attributed to O vacancy in HfO 2 . Therefore, it is necessary to supply Oxygen back into HfO 2 dielectric and that is the oxide spacer in this work. In order to form a differential spacer, a thin Si 3 N 4 (<6nm) film was deposited followed by litho patterning and wet etch to remove the Si 3 N 4 film from the pFET devices. After patterning, an oxide film was deposited to form oxide spacer everywhere. The diffusion length of the oxygen supplied from the oxide spacer (source) and time/temperature optimization determine the useful device dimensions. With optimization, short channel devices have been demonstrated by this technique. Vt roll-off behavior is different due to this unique method to achieve effective workfunction devices. The Vth behavior compared to conventional Poly Si device differ but short channel DIBL is well maintained (Fig.2 and Fig.3 ). As shown in Fig.2 , long channel Vth is off band edge because Oxygen diffusion across longer gate lengths is challenged while short channel Vth reaches the target Vth because of smaller dimension, enabling Oxygen vacancy reduction. HfO 2 /TiN and HfO 2 /pFET-capping layer/TiN follow the same trend as channel length decreases. Adding the appropriate pFET capping layer shifts Vth to band-edge with the corresponding EOT as capping later thickness increases. Interface oxide thickness control is the key to the successful CMOS integration for the next generation technology development. An optimized Si-based bottom interface coupled with the appropriate nFET SiN spacer and pFET low temperature oxide spacer (<200C) successfully maintain the required Tinv values needed for high performance as well as low power technologies. (Fig.4, Fig.5, and Fig.6 ). These results demonstrate the viability of this novel integration scheme for advanced short channel CMOS technologies. As reported previously, band-edge Vth of NFET CMOS was achieved by use of an appropriate nFet shifting capping layer [3 and 5] in Fig.7 . In Fig.8 , short channel linear Vth (Vdd=-0.05V) of pFET was shown and compared to SiN spacer pFET. It is clear that oxide spacer shifts Vth while it maintaining reasonable DIBL in Fig.10 . The utilization of mobile oxygen vacancies to form the appropriate Vt's could lead to process-induced Vt instabilities from excess Oxygen moving in and out of the HfO 2 dielectric. Vth integrity is very critical to successful manufacturing CMOS circuits and its functionality. In Fig.9 , Vth integrity was measured from M1 to M5 and it has clearly shown that negligible Vth change was observed. In this integration scheme, there is no intentional Oxygen anneal necessary since it uses a built-in Oxygen source from the oxide spacer adjacent to the gate stack. It is speculated that Oxygen diffusion from oxide spacer may happen during S/D activation anneal, determining the final Vth. The DIBL difference in Fig.10 may come from L poly difference and overlap capacitance difference because of thin Si 3 N 4 spacer (<6nm). Oxide spacer enabled near band-edge Vth and aggressive EOT scaling (Fig.11) which have been issues for gate first metal gate [6] . SRAM circuits demonstrate the differential spacer integration scheme with measurements taken at M5 (Fig.12) . This work suggests that manipulating Oxygen in HfO 2 could lead to unique CMOS integration for specific applications.
Results and discussion

Conclusion
In this work, we demonstrated a novel metal gate CMOS integration scheme utilizing differential spacers successfully. It is proven that controlling of Oxygen vacancy in HfO 2 dielectric opens the door to new CMOS integration, and differential spacer formation plays key role to change Vth on CMOS. SRAM showed successful circuit functionality. Vth integrity was measured at M1 and M5. 
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